



UNITED STATES PATENT AND TRADEMARK OFFICE

RECEIVED

Applicant: Kao et al.

Docket No: 16405-0311

Serial No: 09/256,265

Group Art Unit 2815

Filing Date: February 23, 1999

Examiner: Diaz, J.

Title: "METHOD AND APPARATUS FOR SPLIT GATE SOURCE SIDE INJECTION FLASH MEMORY CELL AND ARRAY WITH DEDICATED ERASE GATES"

#22/E
12-30-02
Payton

Box RCE
Assistant Commissioner for Patents
Washington, D.C. 20231

**REQUEST FOR CONTINUED EXAMINATION (RCE)
UNDER 37 CFR 1.114 AND
AMENDMENT**

Sir:

This Amendment is submitted in response to the Final Office Action mailed on September 19, 2002, relating to the above-identified application. Applicants respectfully request reconsideration of the patent application in light of the following remarks. Please amend the above-identified application as follows:

In the Claims:

- 1 1. (Amended) A semiconductor device having at least one transistor, the device
2 comprising:
3 a substrate having a channel region defined thereon;
4 a first insulating layer disposed over said channel region and over at least a portion of
5 said substrate;
6 a floating gate having at least a substantial portion thereof disposed over said channel
7 region and separated therefrom by said first insulating layer, said floating gate having at least
8 two side walls and a top surface;
9 a second insulating layer disposed over said side walls and over said top surface of said
10 floating gate;
11 a control gate having a first portion disposed over a portion of said channel region and
12 being separated therefrom by said second insulating layer, a second portion formed over a first